Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
CIDR P3 Public
Pipelined RV32IMC
Commits
7e3b33b5
Commit
7e3b33b5
authored
10 months ago
by
Allen Jason Tan
Browse files
Options
Download
Email Patches
Plain Diff
Make datamem interface bit widths consistent
parent
4677da5d
ext-memory
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
processor/core-extmem.v
+1
-2
processor/core-extmem.v
with
1 addition
and
2 deletions
+1
-2
processor/core-extmem.v
View file @
7e3b33b5
...
...
@@ -951,7 +951,6 @@ assign ext_data_wr_en = |ext_data_write;
// MEM Stage =====================================================================
wire
mem_dm_en
;
wire
[
`BUS_BITS
-
1
:
0
]
mem_dm_addr
;
assign
mem_dm_addr
[
1
:
0
]
=
2'b0
;
wire
mem_sel_store
;
wire
sb_is_stype
;
...
...
@@ -974,7 +973,7 @@ assign ext_data_wr_en = |ext_data_write;
.
exe_addr_in
(
exe_ALUout
[
`DATAMEM_BITS
+
1
:
2
]),
.
mem_addr_in
(
mem_ALUout
[
`DATAMEM_BITS
+
1
:
2
]),
.
addr_out
(
mem_dm_addr
[
`BUS_BITS
-
1
:
2
]
),
.
addr_out
(
mem_dm_addr
),
.
sb_opB
(
sb_rstore
),
.
sb_byte_offset
(
sb_byte_offset
),
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment
Menu
Projects
Groups
Snippets
Help