Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Pipelined RV32IMC
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Analyze
Contributor analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
CIDR P3 Public
Pipelined RV32IMC
Commits
7e3b33b5
Commit
7e3b33b5
authored
11 months ago
by
Allen Jason Tan
Browse files
Options
Downloads
Patches
Plain Diff
Make datamem interface bit widths consistent
parent
4677da5d
Loading
Loading
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
processor/core-extmem.v
+1
-2
1 addition, 2 deletions
processor/core-extmem.v
with
1 addition
and
2 deletions
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment